SmartDV’s SPI Formal verification IP enables rigorous, exhaustive verification of serial peripheral interfaces through assertions. The formal VIP assertions may also provide additional checks when running simulation regressions.